Distributed by:

JAMECO

ELECTRONICS

## www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 51983INTEL



# NEW HIGH PERFORMANCE ID8049/8039 SINGLE COMPONENT 8-BIT MICROCOMPUTER

- \*8049 Mask Programmable ROM \*8039 External ROM or EPROM
- \*6 MHz Operation
- 8-Bit CPU, ROM, RAM, I/O in Single Package
- Single 5V ± 10% Supply
- 2.5 μsec Cycle; All Instructions 1 or 2 Cycles
- Over 90 Instructions: 70% Single Byte
- Pin Compatible with 8048/8748


- n 2K × 8 ROM 128 × 8 RAM 27 I/O Lines
- a Interval Timer/Event Counter
- B Easily Expandable Memory and I/O
- w Compatible with MCS Memory and I/O
- **E** Single Level Interrupt

The Intel® ID8049/8039 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.

The 8049 contains a 2K×8 program memory, a 128×8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on board oscillator and clock circuits. For systems that require extra capability, the 8049 can be expanded using standard memories and MCS-80<sup>TM</sup>/MCS-85<sup>TM</sup> peripherals. The 8039 is the equivalent to an 8049 without program memory.

To reduce development problems to a minimum and provide maximum flexibility, two interchangeable pin-compatible versions of this single component microcomputer exist: the 8049 with factory-programmed mask ROM program memory for low-cost high volume production, and the 8039 without program memory for use with external program memories in prototype and preproduction systems.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8049 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length.



### ID8049/8039

### PIN DESCRIPTION

Designation	Pin #	Function	Designation	Pin #	Function
V <sub>S</sub> S	20	Circuit GND potential	RD	8	Output strobe activated during a
V <sub>DD</sub>	26	+5V during operation. Low power standby pin,			BUS read. Can be used to enable data onto the BUS from an external
Vcc	40	Main power supply; +5V during operation.			device.
PROG	25	Output strobe for 8243 I/O			Used as a Read Strobe to External Data Memory, (Active low)
rnog	29	expander.	RESET	4	Input which is used to initialize the
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.			processor. Also used during verifi- cation, and power down. (Active
P20-P27 Port 2	21-24	8-bit quasi-bidirectional port.			low) (Non TTL V <sub>IH</sub> )
rort 2	35-38	P20-P23 contain the four high order program counter bits during	WR	10	Output strobe during a BUS write. (Active low)
		an external program memory fetch and serve as a 4-bit I/O expander			Used as write strobe to External Data Memory.
D0-D7 BUS	12-19	True bidirectional port which can be written or read synchronously	ALE	11	Address Latch Enable, This signal occurs once during each cycle and is useful as a clock output.
		using the RD, WR strobes. The port can also be statically latched.  Contains the 8 low order program		9	The negative edge of ALE strobes address into external data and pro-
		counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.			gram memory.
			PSEN		Program Store Enable. This output occurs only during a fetch to external program memory. (Active low)
			<u>ss</u>	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low)
ro	1	Input pin testable using the conditional transfer instructions JTO and JNTO. TO can be designated as a clock output using ENTO CLK instruction.	EA	7	External Access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and
1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.			essential for testing and program verification. (Active high)
			XTAL1	2	One side of crystal input for internal oscillator, Also input for external oscillator, Also input for external oscillators.
NT	6	Interrupt input. Initiates an inter- rupt if interrupt is enabled. Inter- rupt is disabled after a reset. Also testable with conditional jump instruction. (Active low)	XTAL2	3	nal source. (Not TTL Compatible) Other side of crystal input.

### ID8049/8039

### INSTRUCTION SET

N	Anemonis	Description	Bytes	Cycl		M	Inemonic	Description	bytes	٩
	ADD A, R	Add register to A	1	1	-		CALL	Jump to subroutine	2	
	ADD A, GR	Add data memory to A	1	1		5 (	RET	Return	1	
	ADD A, #data	Add immediate to A	2	2		ğ I	RETR	Return and restore status	1	
	ADDC A, R	Add register with carry	1	1	•	え <sub>_</sub>				
	ADDC A, OR	Add data memory with carry	1	1	-		01 D C	Clare Com.		
	ADDC A, #data	Add immediate with carry	2	2			CLR C	Clear Carry	1	
	ANL A, R	And register to A	1	1			CPL C	Complement Carry	1	
	ANL A, OR	And data memory to A	1	1		3	CLR FO	Clear Flag 0	1	
	ANL A, #data	And immediate to A	2	2	1		CPL FO	Complement Flag 0	1	
	ORL A, R	Or register to A	1	1			CLR F1	Cleer Flag 1	!	
	ORL A, OR	Or date memory to A	1	1			CPL F1	Complement Flag 1	1	
	ORLA, #data	Or immediate to A	2	2						
	XRL A, R	Exclusive Or register to A	1	1			MOV A, R	Move register to A	1	
	XRLA, OR	Exclusive or data memory to A	, 1	1			MOV A, OR	Move Jata memory to A	1	
	XRLA, #deta	Exclusive or immediate to A	2	:			MOV A, #data	Move immediate to A		2
		Increment A	1				-	Move A to register	1	
	INC A	Decrement A	1				MOV R, A	Move A to data memory	,	-
	DEC A	Clear A	1				MOV ØR, A			2.
	CLR A	Complement A	1			*	MOV R, #data	Move immediate to register		2
	CPL A	Decimal Adjust A	1			3		a Move immediate to data memory Move PSW to A		1
	DA A	Swep nibbles of A	1			ŝ	Move A, PSW			
	SWAP A	Rotate A left	1			5	MOV PSW, A	Move A to PSW		1
	RLA		i			õ		Exchange A and register		1
	RLC A	Rotate A left through carry	1				XCHA,	Exchange A and data memory		-
	RR A	Rotate A right	i		ı I		XCHD A, @R	Exchange nibble of A and regist		1
	RRC A	Rotate A right through carry	•				MOVX A, @R	Move external data memory to		1
_					_		MOVX GR, A	Move A to external data memor	y	1
		Input port to A	1		2		MOVP A, QA	Move to A from current page		1
	IN A, P	Output A to port	t		2		MOVP3 A, @A	Move to A from Page 3		1
	OUTL P, A	And immediate to port	2		2	_				
	ANL P, #data	Or immediate to port	2		2			5 4 Time 10 mass		1
Ļ	ORL P, #data	Input BUS to A	1		2		MOV A, T	Read Timer/Counter		1
	INS A, BUS	Output A to BUS	1		2	/Counter	MOV T, A	Load Timer/Counter		;
į	OUTL BUS, A		2		2	ā	STRTT	Start Timer		
ζ.	ANL BUS, #date		2		2	Q		Start Counter		:
	ORL BUS, #det		1		2	1	STOP TONT	Stop Timer/Counter		
	MOVD A, P	Input Expander port to A	1		2	Ξ	EN TONTI	Enable Timer/Counter Interrup		1
	MOVD P, A	Output A to Expender port	i		2	٠	DIS TONTI	Disable Timer/Counter Interrup	ρt	1
	ANLD P, A	And A to Expander port	,		2	_			_	-
	ORLD P. A	Or A to Expander port	•		2					
		<u></u>					ENI	Enable external interrupt		1
		In an amount register	1	1	1		DISI	Disable external interrupt		1
Ĭ	INC R	Increment register Increment data memory	1		1	9	SEL RBO	Select register bank 0		1
3	INC OR		1		1	0	SEL RB1	Select register bank 1		1
Į	DEC R	Decrement register		•	•	Č	SEL MBO	Select memory bank 0		1
_							SEL MB1	Select memory bank 1		1
				2	2		ENTO CLK	Enable Clock output on TO		1
	JMP addr	Jump unconditional		1	2	_				
	JMPP 🗪	Jump indirect			2	•				_
	DJNZ R, addr	Decrement register and skip		2			NOP	No Operation		1
	JC addr	Jump on Carry = 1		2	2					
	JNC addr	Jump on Carry = 0		2	2	•				
	J Z addr	Jump on A Zero		2	2					
	JNZ addr	Jump on A not Zero		2	2					
등	JT0 addr	Jump on T0 = 1		2	2					
ranch	JNTO addr	Jump on T0 = 0		2	2					
ð	JT1 addr	Jump on T1 = 1		2	2					
	JNT1 addr	Jump on T1 = 0		2	2					
	JFO addr	Jump on F0 = 1		2	2					
	JF1 addr	Jump on F1 = 1		2	2					
	JTF addr	Jump on timer flag		2	2					
		Jump on INT = 0		2	2					
	JNI addr JBb addr	Jump on Accumulator Bit		2	2					

### **ABSOLUTE MAXIMUM RATINGS\***

 \*COMMENT: Stresses above those listed under Absolute Maximum Ratings" may cause permanent damagete the device. This is a stress rating only and fundional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# p.C. AND OPERATING CHARACTERISTICS $T_A = -40^{\circ}\text{C}$ to +85°C, $V_{CC} = V_{DD} = +5V \pm 10\%$ , $V_{SS} = 0V$

			Limits			
Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5		0.6	V	
ViH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		Vcc	ν	
VIHI	Input High Voltage (RESET, X1, X2)	3.8	1	Vcc	V	
VOL	Output Low Voltage (BUS, RD, WR, PSEN, ALE)			0.45	>	loL = 1.6 ma
V <sub>OL1</sub>	Output Low Voltage (All Other Outputs Except PROG)			0.45	V	I <sub>OL</sub> = 1.2 me
VOL2	Output Low Voltage (PROG)			0.45	<b>V</b>	1 <sub>OL</sub> = 0.8 me
Vон	Output High Voltage (BUS, RD, WR, PSEN, ALE)	2.4			V	I <sub>OH</sub> = -80 μ <sub>8</sub>
V <sub>OH1</sub>	Output High Voltage (All Other Outputs)	2.4			v	l <sub>OH</sub> = -30 μa
<sup>†</sup> IL	Input Leakage Current (T1, INT)			±10	μА	V <sub>SS</sub> <v<sub>IN<v<sub>CC</v<sub></v<sub>
lor	Output Leakage Current (Bus, T0) (High Impedance State)			±10	μΑ	V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
loo	Power Down Supply Current			50	mA	T <sub>A</sub> = 25°C
lpp+lcc	Total Supply Current			170	mA	T <sub>A</sub> = 25°C

## A.C. CHARACTERISTICS $T_A = -40^{\circ}\text{C}$ to +85 °C, $V_{CC} = V_{DD} = +5V \pm 10\%$ , $V_{SS} = 0V$


Symbol	Parameter	Min.	Max.	Unit	Conditions (Note 2)
tLL	ALE Pulse Width	200		ns	
TAL	Address Setup to ALE	120		กร	
1LA	Address Hold from ALE	80		ns	
tcc	Control Pulse Width (PSEN, RD, WR)	400		ns	
tow	Data Set-Up Before WR	420		กร	
two	Data Hold After WR	80		ns	C <sub>L</sub> = 20pF
tcy	Cycle Time	2.5	15.0	μ3	(6 MHz XTAL for ID8049)
tor	Data Hold	0	200	ns	
<sup>t</sup> RD	PSEN, RD to Data in		400	ns	
taw	Address Setup to WR	230		ns	
tao	Address Setup to Data in		600	ns	
TAFC	Address Float to RD, PSEN	-40		กร	

Notes: 1. 8039-6 specifications are also valid for 8049/8039 operating at 6MHz.


2. Control Outputs: C<sub>L</sub> = 80pF BUS Outputs: C<sub>L</sub> = 150pF

#### WAVEFORMS


### INSTRUCTION FETCH FROM EXTERNAL PROGRAM MEMORY



#### READ FROM EXTERNAL DATA MEMORY



### WRITE TO EXTERNAL DATA MEMORY



# A.C. CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{CC} = 5V \pm 10\%$ 

ymbol	Perameter	Min.	Max.	Unit	Conditions (Note 2)
tCP	Port Control Setup Before Falling Edge of PROG	115		ns	
<sup>†</sup> PC	Port Control Hold After Falling Edge of PROG	65		ns	
tpg	PROG to Time P2 Input Must Be Valid		860	ns	
<sup>†</sup> DP	Output Data Setup Time	230		ns	
tpp	Output Data Hold Time	25		กร	
ter	Input Data Hold Time	0	160	ns	
tpp	PROG Pulse Width	920		ns	
tpt	Port 2 I/O Data Setup	300		ns	
1LP	Port 2 I/O Data Hold	120		ns	

### WAVEFORMS

#### PORT 2 TIMING

